

FIG. 1




FIG. 2

300




FIG. 3A




FIG. 3B




FIG. 3C





FIG. 4






FIG. 6

700




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C

FIG. 9D




FIG. 10A





FIG. 10B

FIG. 11A



Basic Pattern



Basic Pattern w/ Metal Change
(2 cuts, 2 jumps)





FIG. 11B

FIG. 11C



Flip Basic Pattern



Flip Basic Pattern w/ Metal Change
(2 cuts, 2 jumps)





FIG. 11D

FIG. 12A



Basic Pattern



Basic Pattern w/ Via Change
(2 disconnects, 2 connects)





FIG. 12B

FIG. 12C



Flip Basic Pattern



Flip Basic Pattern w/ Via Change
(2 disconnects, 2 connects)




FIG. 12D

Basic Pattern




FIG. 13

Flip Basic Pattern




FIG. 14

Initial Structure Metal change at center layer Via change at center layer Metal change at center layer




FIG. 15A

FIG. 15B

FIG. 15C

FIG. 15D




FIG. 16

FIG. 17A

Metal 1, Via1





FIG. 17B

Metal 2



Metal 1, Via1,
Metal 2




FIG. 17C

FIG. 18A

Metal 2, Via2






FIG. 18B

Metal 3



Metal 2, Via2,
Metal 3

FIG. 18C

FIG. 19A

Metal 3, Via3






FIG. 19B

Metal 4



Metal 3, Via3,
Metal 4

FIG. 19C

FIG. 20A

Metal 4, Via4





FIG. 20B

Metal 5



Metal 4, Via4,
Metal 5




FIG. 20C

FIG. 21A

Metal 5, Via5




FIG. 21B

Metal 6





FIG. 21C




FIG. 22




FIG. 23




FIG. 24A

Out	Comment
In	Default
0	Connect at any layer
1	Tied to GND at any layer
	Tied to VDD at any layer

FIG. 24B




FIG. 25

FIG. 26A




FIG. 26B




FIG. 26C





FIG. 26D






FIG. 27A

Toggle	Out_1	Out_2	Comment	
0	In_1	In_2	Default	
1	In_2	In_1	Metal/Via Change	

FIG. 27B




FIG. 28




FIG. 29




FIG. 30A

Out_1	Out_2	Comment
Out	Outb	Default
Outb	Out	Metal/Via Change

FIG. 30B




FIG. 30C

Out_1	Out_2	Comment
Q	Qb	Default
Qb	Q	Metal/Via Change

FIG. 30D




FIG. 31A

Out 1	Out 2	Comment
0	1	Default
1	0	Metal/Via Change

In_2

FIG. 31B




FIG. 31C

Out 1	Out 2	Comment
weak '0'	weak '1'	Default (In_1 & In_2 floating)
weak '1'	weak '0'	Metal/Via Change (In_1 & In_2 floating)
in_1	in_2	Default (In_1 & In_2 driven)
in_2	in_1	Metal/Via Change (In_1 & In_2 driven)

FIG. 31D




FIG. 32A

Reset	MCCEL1	MCCEL2	Reg Q
0	0	0	Q
0	0	1	Q
0	1	0	Q
0	1	1	Q
1	0	0	0
1	0	1	X
1	1	0	X
1	1	1	1

FIG. 32B




FIG. 33A

MCCEL1	MCCEL2	Out2_1
0	0	In2_1 (default)
0	1	In2_1 + In2_2 + pull-down
1	0	In2_1
1	1	In2_1 + In2_2 + pull-up

FIG. 33B




FIG. 34A

MCCEL1	MCCEL2	I/O_Pin
0	0	i/o_wire (default)
0	1	i/o_wire + pull-down
1	0	i/o_wire
1	1	i/o_wire + pull-up

FIG. 34B




FIG. 35




FIG. 36A

MMCEL1	MCCEL1	Out2_1	Out2_2
0	0	In2_1 (default)	0 (default)
0	1	0	In2_1
1	0	In2_1	1
1	1	1	In2_1

FIG. 36B




FIG. 37A

Reset	MCCEL1	Reg. Q
0	0	Q
0	1	Q
1	0	0
1	1	1

FIG. 37B